美文网首页平凡的修行
System Verilog notes

System Verilog notes

作者: 余明 | 来源:发表于2018-06-28 17:10 被阅读0次

    Background: irun.

    (1) Passing value while compilation:-define N=2.

    Refer to this page:

    https://stackoverflow.com/questions/27779959/how-to-pass-value-to-define-n

    (2) Passing value while execution:+N=2. Then in initial block, invoke system task:$test$plusargs and $value$plusargs.

    Refer to System Verilog Manual.

    相关文章

      网友评论

        本文标题:System Verilog notes

        本文链接:https://www.haomeiwen.com/subject/faqnyftx.html