https://pynq.readthedocs.io/en/latest/pynq_libraries/dma.html#pynq-libraries-dma
IP connected to the AXI Master (HP or ACP ports) has access to PS DRAM.

搭建Vivado工程,DMA环回,注意axi_dma只能叫这个名字(不一定)

生成bit文件 Export Bitstream File
生成hwh文件 Export Hardware 之后解压xsa得到hwh文件
生成Tcl文件 Export Block Design
https://discuss.pynq.io/t/tutorial-using-a-new-hardware-design-with-pynq-axi-gpio/146
(这里说最新版PYNQ如果有hwh就不再需要Tcl文件了)
bit和hwh文件需要命名一致,SMB上传到PYNQ中,\\pynq 账号密码xilinx

运行结果,注意axi_dma_0名字要和Block Design中的一致:

不得不感叹PYNQ是真的简单!
网友评论